Already a subscriber?
MADCAD.com Free Trial
Sign up for a 3 day free trial to explore the MADCAD.com interface, PLUS access the
2009 International Building Code to see how it all works.
If you like to setup a quick demo, let us know at support@madcad.com
or +1 800.798.9296 and we will be happy to schedule a webinar for you.
Security check
Please login to your personal account to use this feature.
Please login to your authorized staff account to use this feature.
Are you sure you want to empty the cart?
PD ISO/IEC TR 11801-9902:2017 Information technology. Generic cabling for customer premises - End-to-end link configurations, 2017
- National foreword
- CONTENTS
- FOREWORD
- INTRODUCTION
- 1 Scope
- 2 Normative references
- 3 Terms, definitions, abbreviated terms and symbols [Go to Page]
- 3.1 Terms and definitions
- 3.2 Abbreviated terms
- 3.3 Symbols
- 4 Specifications
- Figures [Go to Page]
- Figure 1 – Symbols for bulkhead connections
- 5 Examples of end-to-end link configurations [Go to Page]
- Figure 2 – One-segment, two-connections, E2E link
- Figure 3 – Two-segments, three-connections, E2E link
- Figure 4 – Three-segments, one-connection bulkheads, four-connections, E2E link
- Figure 5 – Three-segments, six-connections, E2E link
- 6 Performance specifications when using end-to-end link limits [Go to Page]
- 6.1 General
- Figure 6 – Three-segments, four-connections, E2E link
- Figure 7 – Three-segments, four-connections, E2E link
- Figure 8 – Four-segments, five-connections, E2E link
- Figure 9 – Five-segments, six-connections, E2E link
- 6.2 Worst case limits
- Tables [Go to Page]
- Table 1 – Worst case Class D E2E link performance at key frequencies
- 6.3 Insertion loss limits
- Table 2 – Worst case Class E E2E link performance at key frequencies
- Table 3 – Class D E2E link insertion loss limits
- 6.4 Return loss
- Table 4 – Class E E2E link insertion loss limits
- Table 5 – Class D E2E link return loss limits
- Table 6 – Class E E2E link return loss limits
- 6.5 NEXT limits
- Table 7 – Class D E2E link NEXT limits
- Table 8 – Class E E2E link NEXT limits
- 6.6 PSNEXT limits
- Table 9 – Class D E2E link PSNEXT limits
- Table 10 – Class E E2E link PSNEXT limits
- 6.7 ACR-F Limits
- Table 11 – Class D E2E Link ACR-F limits
- Table 12 –Class E E2E Link ACR-F limits
- 6.8 PSACR-F
- 6.9 TCL specifications
- Table 13 – Class D E2E link PSACR-F limits
- Table 14 – Class E E2E link PSACR-F limits
- Table 15 – E2E link TCL
- 6.10 ELTCTL specifications
- 6.11 Coupling attenuation specifications
- 6.12 DC loop resistance
- Table 16 – E2E link segment ELTCTL
- Table 17 – Minimum E2E link coupling attenuation
- Table 18 – E2E link segment DC loop resistance
- 6.13 Propagation delay
- 6.14 Delay skew
- 6.15 DC resistance unbalance within a pair
- 7 E2E link performance [Go to Page]
- 7.1 General
- Table 19 – E2E link delay
- Table 20 – E2E link delay skew
- Table 21 – E2E link DC resistance unbalance
- 7.2 Reference performance testing
- 7.3 Installation performance testing
- 7.4 Installation performance testing of E2E links
- 8 Testing of end-to-end links [Go to Page]
- Table 22 – Test regime for reference performanceand installation performance – Balanced cabling of Classes D to E
- Annex A (informative) CP cords [Go to Page]
- A.1 Specifications for Class D and Class E CP cords
- A.2 Specifications for Class EA CP cords [Go to Page]
- A.2.1 General
- A.2.2 Insertion loss
- A.2.3 Return loss
- Figure A.1 – One-segment, two-connection, CP cord
- Table A.1 – Class EA insertion loss specifications [Go to Page]
- A.2.4 NEXT
- A.2.5 PSNEXT
- A.2.6 ACR-F
- A.2.7 PSACR-F
- Table A.2 – Class EA return loss specifications
- Table A.3 – Class EA NEXT specifications
- Table A.4 – Class EA PSNEXT specifications
- Table A.5 – Class EA ACR-F specifications [Go to Page]
- A.2.8 TCL
- A.2.9 ELTCTL
- A.2.10 Propagation delay
- A.2.11 Delay skew
- A.2.12 DC resistance unbalance within a pair
- Table A.6 – Class EA PSACR-F specifications
- Table A.7 – Class EA propagation delay specifications
- Table A.8 – Class EA delay skew specifications
- Table A.9 – E2E link DC resistance unbalance
- Bibliography [Go to Page]